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Abstract This all-digital clock and data recovery circuit avoids the need of a system clock or a start-of-
burst signal and provides a burst-mode lock time of 35 ns. The circuit occupies a compact active chip
area of 0.050 mm2 and consumes only 46 mW.
Introduction
In anticipation of the growing demand of access
bandwidth, especially for applications beyond
FTTH (e.g. business services and 5G X-hauling),
both IEEE and ITU-T have recently started to in-
vestigate the roadmap for future passive optical
networks (PON)1,2. The IEEE P802.3ca 100G
Ethernet PON Task Force3 was founded in 2016
to specify the physical-layer (PHY) parameters
for next-generation 25/50/100 Gb/s EPONs (NG-
EPON). Currently, NG-EPON is expected to use
multiple wavelengths carrying 25 Gb/s each to
achieve data rates up to 100 Gb/s2. However,
at a line rate of 25 Gb/s, the fast synchronization
required for the burst-mode upstream in PONs
is challenging. So far, various techniques have
been proposed for burst-mode clock and data re-
covery (BM-CDR), such as gated-voltage con-
trolled oscillators (G-VCO), oversampling, and
fast-lock phase locked loops (PLL)4. The G-VCO
CDR has the disadvantages of no jitter rejection
and reduced pulse-width distortion (PWD) toler-
ance. The oversampling CDR can provide a high
PWD tolerance, but suffers from high power con-
sumption and a large IC area. The fast-lock PLL-
based CDR can exhibit high jitter rejection. How-
ever, traditional PLL implementations rely on ana-
log building blocks, making it very challenging to
achieve a lock time below 100 ns4.
Previously, we have demonstrated a real-time
25 Gb/s PON upstream link using a low-cost
10 Gb/s burst-mode receiver (BM-Rx)5, though
needing a phase-synchronized half-rate clock.
A 25 Gb/s BM-Rx implementation for photonic
switching networks6 also requires a half-rate sys-
tem clock input and an externally controlled start-
of-burst signal to achieve 31 ns settling time with
4.4 pJ/bit efficiency. In this work, we report a
25 Gb/s all-digital clock and data recovery (AD-
CDR) chip with a wide-band lock loop for next-
generation PON applications. The AD-CDR is ca-
pable of phase-locking an incoming burst in 35 ns,
and requires neither a system clock nor a start-of-
burst signal. Thanks to the all-digital implementa-
tion, the circuit occupies a compact active area of
0.050 mm2 and consumes only 46 mW, resulting
in an energy-per bit of 1.8 pJ/bit.
System Description
Inspired by the all-digital phase-locked loop (AD-
PLL) used for frequency synthesis, the AD-CDR
implements its loop filter completely in the digital
domain. Compared to conventional charge-pump
loop filters, it does not require bulky analog loop-
filters, which require a large chip area or have to
be implemented off-chip. In the digital domain,
large time constants can be implemented at low
cost and the loop filter can maintain its state with-
out any loss. As a result, no frequency drift occurs
when there is no phase information available, as
is the case in between bursts. Consequently, the
AD-CDR can operate without a precise reference
clock.
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Fig. 1: System diagram of the AD-CDR
An overview of the proposed AD-CDR is shown
in Fig. 1. At 25 Gb/s, a bang-bang phase detector
(BB-PD) is the optimal choice, due to its simplic-
ity. This is because, different from an AD-PLL,
the phase detection of an AD-CDR runs at full
speed. To further relax the circuit requirements,
the sampling stages of the PD are parallelized
and sample the input data (Din) with 8 quar-
ter rate clock signals that have equally spaced
phases. The BB-PD generates two binary sig-
nals which indicate whether the recovered clock
is leading (Early ) or lagging (Late) with respect to
the input data. Because these signals are binary,
they can easily be processed by a digital loop
filter (DLF). However, the operating frequency of
the phase detector is too high to allow direct syn-
thesis of the loop filter. To reduce its operating
frequency, the phase information is subsampled
N=16 times, indicated with ↓ N in Fig. 1. This
is possible without degradation of the phase de-
tector (PD) performance when it is operated as
an Inverse Alexander phase detector7. Further-
more, because the input data is sampled with
these quarter rate clock signals, the output data is
automatically parallelized, simplifying further pro-
cessing. The loop filter, consisting of a propor-
tional and integral path with programmable gain,
is automatically synthesized and has an operat-
ing frequency of 1.56 GHz. Based on the output
of the loop filter, capacitors in a capacitor bank
are switched to control the frequency of a Digi-
tally Controled Oscillator (DCO). The LSB of the
control word driving the DCO corresponds to a
frequency step of 2.25 MHz.
The AD-CDR does not require a high-accuracy
reference clock, only the DCO needs a 1-time
only calibration, to ensure its frequency is in the
vicinity of the line rate. The burst-mode opera-
tion of the CDR is realized thanks to its large loop
bandwidth, which enables short settling times. As
a result, no start-of-burst-signal is required either.
This significantly simplifies the integration of the
component in a system, removing the need of
a feedback signal. The complete CDR is imple-
mented in the low-power flavor of a 40 nm CMOS
process and measures only 0.050 mm2.
Experimental Results
First, the power consumption and error-free oper-
ation were evaluated in continuous-mode. Next,
burst-mode settling time were measured.
Continuous-mode measurements: The AD-
CDR in evaluated in continuous-mode with a
25 Gb/s PRBS7 input. One of the quarter rate
outputs is analyzed using a BER-tester showing
a BER lower than 1E-12, while the device con-
sumed 46 mW. The digital loop filter is highly pro-
grammable. The phase noise, shown in Fig. 2,
of one of the quarter rate clocks was measured
under different settings of the proportional gain
(Kp). It is clear that increasing the proportional
gain leads to a higher loop bandwidth, which di-
rectly reduces the settling time of the AD-CDR
during burst-mode operation.
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Fig. 2: Phase noise of the oscillator for different loop filter
settings. Inset: the AD-CDR chip on a test board.
10.25 ns
Fig. 3: packet with a short gap (10.25 ns).
41 ns
Fig. 4: packet with a long gap (41 ns).
Burst-mode measurements: To evaluate the
burst-mode performance of the AD-CDR, 25 Gb/s
packets starting with a “1010. . . ” preamble are
used. Because all the packets are generated from
the same source, a sufficiently long gap is re-
quired between two consecutive packets to en-
sure the CDR is no longer in lock with the gen-
erator. This is illustrated with two packets with
a gap size of 10 ns and 41 ns shown in Fig. 3
and Fig. 4 respectively. The top waveform dis-
plays an instantaneous sampled output stream,
while the bottom row shows a persistence mode
view of the output which superimposes multiple
waveforms on the same view. It is clear that with
a gap of 10 ns the CDR remains in lock, while
after 41 ns the CDR is out-of-lock. To ensure ran-
dom phases of the incoming data with respect to
the DCO of the CDR, a gap size of 5.2 µs was
employed during the remainder of the measure-
ments. Of course, this is only necessary to stress
the device during experiments. In practice, the
gap size can be made arbitrary small.
In order to measure the settling time of the
AD-CDR, a long preamble sequence was added
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Fig. 5: Frame structure: the outputs will stay either low or
high during the preamble time when the CDR is settled.
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Fig. 6: Captured 6.25 Gb/s output stream.
in front of the packet. Because the input data
is internally demultiplexed into four quarter-rate
streams, it is very easy to observe the settling
at the output of the device using a real-time os-
cilloscope: When the “1010. . . ” preamble is de-
multiplexed by four, the output should stay either
low or high. If any transition occurs during this
preamble, an error has occurred. The number
of transitions at the beginning of the packet indi-
cates how many packets are received: the phase
of the incoming packet is distributed randomly, as
a result, there is an equal chance of receiving a
1 or 0 signal. The packet structure and the de-
multiplexed output is schematically illustrated in
Fig. 5. The packet consists of a 214 bit (≈16 kbit)
preamble, a 16 bit long delimiter used to align the
4 output datastreams and a 220 bit (≈1 Mbit) pay-
load. The gap between two packets is 217 bits
(≈100 kbit) which results in 5.2 µs. A captured
output packet is shown in Fig. 6. The long pream-
ble length was only used to verify no errors oc-
cur during burst-mode operation after settling. In
practice, the preamble length can be limited to the
worst-case settling time.
The AD-CDR aligns the phase of its recovered
clock using a wide-band PLL structure. Because
this is a closed loop system, the settling time is
strongly related to its bandwidth. Additionally, the
settling time also depends on the relative phase
of incoming data stream and on the phase noise
generated by the DCO. As a result, part of the
settling time is deterministic, while it also has a
Worst case settling time
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Fig. 7: AD-CDR always in lock after 35ns for 2E6 packets
with setting Kp = 7 and Ki = 2-9.
stochastic component. The settling time of the
AD-CDR is measured by recording when a tran-
sition occurs in the subsampled preamble at the
output of the AD-CDR. Fig. 7 shows a maximally
observed settling time of 35 ns after transmission
of 2E6 packets.
Conclusions
In this work, we presented the first 25 Gb/s all-
digital PLL-based clock and data recovery circuit
working in burst-mode operation. The AD-CDR
operates at a line rate of 25 Gb/s and consumes
46 mW without an external reference clock, re-
sulting in an energy-per bit of 1.8 pJ/bit. The
digital loop filter is adjustable, and thanks to its
large bandwidth, a settling time of 35 ns or less
is obtained without a start-of-burst signal. The
device was realized in the low-power flavor of a
40 nm CMOS process occupying an area of only
0.050 mm2.
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